

42390P0744C2

PATENT

**CLAIM AMENDMENTS:**

- 1-20. (Canceled)
21. (Previously presented) An apparatus comprising:  
a machine readable storage medium having stored thereon instructions  
capable of being executed by a data processing platform, the instructions  
being adapted to:  
receive a literal source code macroinstruction;  
encode the literal source code macroinstruction into a corresponding  
subroutine address without an intermediate translation;  
generate an execution stream; and  
store the subroutine address.
22. (Previously presented) The apparatus of claim 21, wherein the instructions  
are further adapted to execute a subroutine identified by the subroutine  
address.
23. (Previously presented) The apparatus of claim 22, wherein the  
instructions are further adapted to push at least one associated argument  
onto a stack, the at least one associated argument adapted to be used as an  
input to the subroutine identified by the subroutine address.
24. (Previously presented) The apparatus of claim 22, wherein the  
instructions are further adapted to pop the at least one associated argument  
from a stack, the at least one associated argument adapted to be used as an  
input to the subroutine identified by the subroutine address.
25. (Previously presented) The apparatus of claim 22, wherein the  
instructions are further adapted to push a result of the execution of the  
subroutine onto a stack.

42390P0744C2

PATENT

26. (Previously presented) The apparatus of claim 22, wherein the instructions are further adapted to point to the first item associated with the subroutine stored in the execution stream.
27. (Previously presented) The apparatus of claim 21, wherein the instructions are further adapted to recursively execute a subroutine.
28. (Previously presented) A method comprising:  
receiving a source code command input stream comprising a macroinstruction;  
encoding the macroinstruction into a corresponding subroutine address without an intermediate translation;  
generating an execution stream for storing the subroutine address and associated arguments; and  
executing a subroutine identified by the subroutine address.
29. (Previously presented) The method of claim 28, and further comprising pushing an argument onto a stack, the argument representing an input to the subroutine identified by the subroutine address.
30. (Previously presented) The method of claim 28, and further comprising popping an argument from a stack, the argument representing an input to the subroutine identified by the subroutine address.
31. (Previously presented) The method of claim 28, and further comprising pushing a result of the execution of the subroutine onto a stack.
32. (Previously presented) The method of claim 28, and further comprising pointing to the first item associated with the subroutine stored in the execution stream.

42390P0744C2

PATENT

33. (Previously presented) An apparatus comprising:  
a machine readable storage medium having stored thereon instructions  
capable of being executed by a data processing platform, the instructions  
being adapted to:  
encode macroinstructions to provide a corresponding executable address  
without an intermediate translation.
34. (Previously presented) The apparatus of claim 33, wherein the  
instructions are further adapted to receive the macroinstructions.
35. (Previously presented) The apparatus of claim 33, wherein the  
instructions are further adapted to generate an execution stream.
36. (Currently amended) A method implemented on a data processing  
platform, comprising:  
translating a source code instruction to generate a subroutine address  
without an intermediate translation.
37. (Previously presented) The method of claim 36, wherein translating the  
source code instruction includes directly translating the source code.
38. (Canceled) Please cancel Claim 38 without prejudice.
39. (Previously presented) The method of claim 36, further comprising  
receiving the source code instruction.
40. (Previously presented) The method of claim 36, wherein translating the  
source code instruction includes parsing the source code instruction.
41. (Previously presented) The method of claim 36, further comprising  
generating an execution stream for storing the subroutine address.